

Table entry for Device A	Context pointer	Handler routine address	
Table entry for Device A DMA	Context pointer	Handler routine address	
Table entry for Device B Table entry for Device B DMA	Context pointer	Handler routine address	
	Context pointer	Handler routine address	
•	•	•	

Figure 2




Figure 3




Figure 4

7 state variables
(to be preloaded into registers)
Used for current buffer pointers, cell counts, policing params, etc.

NP rx handler address

NP tx handler address

Current buffer

Buffer source and/or destination

Type, Flags

Local buffer queue (switch flows)

Other flow-specific data

First part has a similar format in all flows. A flow is invoked by a single instruction:

- loads 8 or 9 registers
- jumps to handler routine

Figure 5

(These steps are interleaved with operations on other flows and ports)




Figure 6




Figure 7




Figure 8




Figure 9

/100C

OCTETS field in TX_ALIGN register	Least significant 2 bits of DMA address	ALIGN flag	TX_ALIGN register word at start	Next word from memory	TX_ALIGN register word after first memory cycle	Word written to FIFO
XX	00	0	XXXX.XXXX	pqrs.vwyz	XXXX.XX00	
XX	01	0	XXXX.XXXX	pqrs.vwXX	pgrs.vw01	pqrs.vwyz
XX	10	0	XXXX.XXXX	pqrs.XXXX	pqrs.XX02	No write
XX	11	0	XXXX.XXXX	pgXX.XXXX		No write
		T .		F 4	pqXX.XXpq	No write
00	00	1	XXXX.XX00	pqrs.vwyz	VVVV *****	
00	01	1	XXXX.XX00	pgrs.vwXX	XXXX.XX00	pqrs.vwyz
00	10	1 '	XXXX.XX00	pqrs.XXXX	pqrs.vw01	No write
00	11	1	XXXX.XX00	pqXX.XXXX	pqrs.XX02	No write
		T		pqnx.nnx	pqXX.XX03	No write
01	00	1	ghij.kl01			
01	01	1	ghij.kl01	pqrs.vwyz	pqrs.vw01	yzgh.ijkl
01	10	<u> </u>	ghij.kl01	pqrs.vwXX	pqrs.XX02	vwgh.ijkl
01	11	1 1	ghij.kl01	pqrs.XXXX	pqXX.XX03	rsgh.ijkl
		 	giiij.kiui	pqXX.XXXX	XXXX.XX00	pqgh.ijkl
10	00	1	ghij.XX02			
10	01	1	ghij.XX02	pqrs.vwyz	pgrs.XX02	vwyz.ghij
1.0	10	î	ghij.XX02	pqrs.vwXX	pqXX.XX03	rsvw.ghij
10	11	1	ghij.XX02	pqrs.XXXX	XXXX.XX00	pqrs.ghij
		 -	guil J. AAU2	pqXX.XXXX	pqgh.ij01	No write
11	00	1	ghXX.XX03			
11	01	1		pqrs.vwyz	pqXX.XX03	rsvw.yzgh
11	10	1	ghXX.XX03	pqrs.vwXX	XXXX.XX00	pqrs.vwqh
11	11	1	ghXX.XX03	pqrs.XXXX	pqrs.gh01	No write
			ghXX.XX03	pqXX.XXXX	pggh.XX02	No write

Figure 10

,1100

OCTETS field in TX_ALIGN register	TX_ALIGN register word at start	Word written to FIFO register	FIFO register written	TX_ALIGN after FIFO register write	Word written to FIFO
00	XXXX.XXX00	pqrs.vwyz	TX PIFO0		
00	XXXX.XXX00	XXrs.vwyz	TX FIFO1	XXXX.XX00	pqrs.vwyz
00	XXXX.XXXO	XXXX.vwyz	TX FIFO2	rsvw.yz01	No write
00	XXXX.XXX00	XXXX.XXyz		vwyz.XX02	No write
		MAA.AAya	TX FIFO3	yzXX.XX03	No write
01	ghij.kl01				
01	ghij.kl01	pqrs.vwyz	TX_FIFO0	pqrs.vw01	yzgh.ijkl
01	ghij.kl01	XXrs.vwyz	TX_FIFO1	rsvw.XX02	yzgh.ijkl
01	ghij.kl01	XXXX.vwyz	TX_FIFO2	VWXX.XXV3	yzgh.ijkl
	Antl. viol	XXXX.XXyz	TX_FIFO3	XXXX.XX00	yzgh.ijkl
10	ghij.XX02				7-9 2 7 7 2
10		pqrs.vwyz	TX_FIFO0	pqrs.XX02	vwyz.ghij
10	ghij.XX02	XXrs.vwyz	TX_FIFO1	rsXX.XX03	
	ghij.XX02	XXXX.vwyz	TX FIFO2	XXXX.XX00	Vwyz.ghij
10	ghij.XX02	XXXX.XXyz	TX FIFO3	pqgh.ij01	vwyz.ghij
				E43 + 101	No write
11	ghXX.XX03	pqrs.vwyz	TX FIFO0	pgXX.XX03	<u> </u>
11	ghXX.XX03	XXrs.vwyz	TX FIFO1		rsvw.yzgh
11	ghXX.XX03	XXXX.vwyz	TX FIFO2	XXXX.XX00	rsvw.yxgh
11	ghXX.XX03	xxxx.xxyz	TX FIFO3	vwyz.gh01	No write
			TV LTLO3	yzgh.XX02	No write

Figure 11




Figure 12




Figure 13




Figure 14




Figure 15




Figure 16




Figure 17